

1.(Amended) A method of manufacturing a semiconductor device, comprising the steps of:

    forming a patterned tunnel oxide film, a floating gate electrode, a dielectric film, and a control gate electrode in a cell region of a semiconductor substrate;

    forming a gate electrode in a peripheral circuit region of the semiconductor substrate;

    removing an exposed portion of a device isolation film in the cell region by a self-align source etch process;

    forming a first capping layer and a second capping layer on the semiconductor substrate;

    performing a self-align source annealing process for the cell region;

    forming a source and drain junction in the cell region;

    forming a low concentration source and drain junction in the peripheral circuit region; forming a gate spacer in the peripheral circuit region; and

    forming a high concentration source and drain junction in the peripheral circuit region.

A  
10005853-4202A

2.(Amended) The method according to claim 1, wherein a thickness of the first capping layer is 100-200Å.

A 1  
3.(Amended) The method according to claim 1, wherein a thickness of the second capping layer is 50-150Å.

4.(Amended) The method according to claim 1, wherein the gate spacer is formed of the first capping layer, the second capping layer, and an oxide film by a blanket etch process.

5.(Amended) The method according to claim 4, wherein a thickness of the oxide film is 1200-1600Å.

6.(Amended) The method according to claim 4, wherein the oxide film and the first capping layer are etched through to lateral portions of the second capping layer to form a screen oxide film.

7.(Amended) The method according to claim 1, wherein the source and drain junction in the cell region is formed by using the first capping layer and the second capping layer as an ion implantation screen oxide film.

8.(Amended) The method according to claim 1, wherein the low concentration source and drain junction in the peripheral circuit region is formed by using the first capping layer and the second capping layer as an ion implantation screen oxide film.

9.(Amended) The method according to claim 1, wherein the high concentration source and drain junction in the peripheral circuit region is formed by using a lateral portion of the first capping layer etched as an ion implantation screen oxide film.

10.(Amended) The method according to claim 1, wherein the first capping and the second capping layer prohibit formation of a local bird's beak of the dielectric film formed between the floating gate electrode and the control gate electrode.

九月四日

**Conclusion**


The foregoing amendments are being made to place the application in condition for examination. A favorable action on the merits is respectfully solicited.

Attached hereto is a marked-up version of the changes made to the specification and claims by the current amendment. The attachment is captioned "Version with markings to show changes made."

If there are any other fees due in connection with the filing of this paper, please charge the fees to our Deposit Account No. 50-0310. If a fee is required for an extension of time under 37 C.F.R. § 1.136 not accounted for above, such an extension is requested and the fee should also be charged to our Deposit Account.

Respectfully Submitted,

By:

  
\_\_\_\_\_  
Robert J. Goodell  
Reg. No. 41,040

Dated: December 7, 2001

**Customer Number 009629**

MORGAN, LEWIS & BOCKIUS LLP  
1800 M Street, N.W.  
Washington, DC 20036  
202-467-7549 (Phone)  
202-467-7258 (Fax)